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Abstract
Deep networks are now able to achieve human-level performance on
a broad spectrum of recognition tasks. Independently, neuromorphic
computing has now demonstrated unprecedented energy-efficiency
through a new chip architecture based on spiking neurons, low pre-
cision synapses, and a scalable communication network. Here, we
demonstrate that neuromorphic computing, despite its novel archi-
tectural primitives, can implement deep convolution networks that
i) approach state-of-the-art classification accuracy across 8 stan-
dard datasets, encompassing vision and speech, ii) perform inference
while preserving the hardware’s underlying energy-efficiency and high
throughput, running on the aforementioned datasets at between 1200
and 2600 frames per second and using between 25 and 275 mW (ef-
fectively > 6000 frames / sec / W) and iii) can be specified and
trained using backpropagation with the same ease-of-use as contem-
porary deep learning. For the first time, the algorithmic power of
deep learning can be merged with the efficiency of neuromorphic pro-
cessors, bringing the promise of embedded, intelligent, brain-inspired
computing one step closer.
The human brain is capable of remarkable acts of percep-tion while consuming very little energy. The dream of
brain-inspired computing is to build machines that do the
same, requiring high accuracy algorithms as well as efficient
hardware to run those algorithms. On the algorithm front,
building upon classic work on backpropagation [1], the neocog-
nitron [2], and convolutional networks [3], deep learning has
made great strides in achieving human-level performance on
a wide range of recognition tasks [4][5][6]. On the hardware
front, building on foundational work on silicon neural systems
[7], neuromorphic computing, using novel architectural primi-
tives, has recently demonstrated hardware capable of running
1 million neurons and 256 million synapses for extremely low
power (just 70mW at real time operation)[8]. Bringing these
approaches together holds the promise of a new generation
of embedded, real-time systems, but first requires reconciling
key differences in the structure and operation between con-
temporary algorithms and hardware. Here, we introduce and
demonstrate an approach we call Eedn, Energy-efficient deep
neuromorphic networks, which creates convolutional networks
whose connections, neurons, and weights have been adapted
to run inference tasks on neuromorphic hardware.
For structure, typical convolutional networks place no con-
straints on filter sizes, whereas neuromorphic systems are con-
strained to block-wise connectivity that limits filter sizes –
thereby saving energy since weights can now be stored in lo-
cal on-chip memory within dedicated neural cores. Here, we
present a new convolutional network structure that naturally
maps to the efficient connection primitives used in contem-
porary neuromorphic systems. We enforce this connectivity
constraint by partitioning filters into multiple groups, and yet
maintain network integration by interspersing layers whose fil-
ter support region, by using a small topographic size, is able
to cover incoming features from many groups [9].
For operation, contemporary convolutional networks typ-
ically use high precision (≥ 32-bit) neurons and synapses
to provide continuous derivatives and support small incre-
mental changes to network state, both formally required for
backpropagation-based gradient learning. In comparison, neu-
romorphic designs use 1-bit spikes to provide event-based com-
putation and communication (consuming energy only when
necessary) and use low-precision synapses to co-locate memory
with computation (keeping data movement local and avoiding
off-chip memory bottlenecks). Here, we demonstrate that by
introducing two constraints into the learning rule – binary-
valued neurons with approximate derivatives and trinary-
valued ({−1, 0, 1}) synapses – it is possible to adapt backprop-
agation to create networks directly implementable using en-
ergy efficient neuromorphic dynamics. This draws inspiration
from the spiking neurons and low-precision synapses of the
brain [10], and builds upon work showing that deep learning
can create networks with constrained connectivity [11], low-
precision synapses [12] [13], low-precision neurons [14][15][16],
or both low-precision synapses and neurons [17] [18]. For in-
put data, we employ a first layer to transform multi-valued,
multi-channel input into binary channels using convolution fil-
ters that are learned via backpropagation [14][18] and whose
output can be sent on chip in the form of spikes. These bi-
nary channels, intuitively akin to independent components [19]
learned with supervision, provide a parallel distributed repre-
sentation to carry out high-fidelity, fault-tolerant computation
without the need for high-precision representation.
Critically, we demonstrate that bringing the above inno-
vations together allows us to create networks that approach
state-of-the-art accuracy performing inference on 8 standard
datasets, running on a neuromorphic chip at between 1200
and 2600 frames per second (FPS), using between 25 and 275
mW. We further explore how our approach scales by simu-
lating multi-chip configurations. Ease-of-use is achieved us-
ing training tools built from existing, optimized deep learning
frameworks [20], with learned parameters mapped to hard-
ware using a high level deployment language [21]. While we
choose the IBM TrueNorth chip [8] for our example deploy-
ment platform, the essence of our constructions can apply to
other emerging neuromorphic approaches [22][23][24][25] and
may lead to new architectures that incorporate deep learning
and efficient hardware primitives from the ground up.
Approach
Here, we provide a description of the relevant elements of deep
convolutional networks and the TrueNorth neuromorphic chip,
and describe how the essence of the former can be realized on
the latter.
Deep Convolutional Networks. A deep convolutional network
is a multilayer feedforward neural network, whose input is typ-
ically image-like and whose layers are neurons that collectively
perform a convolutional filtering of the input or a prior layer
(Figure 1). Neurons within a layer are arranged in two spatial
dimensions, corresponding to shifts in the convolution filter,
and one feature dimension, corresponding to different filters.
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Fig. 1. Two layers of a convolutional network, where each layer is a rows ×
columns × features collection of outputs from filters applied to the prior layer. Each
output neuron has a topographically aligned filter support region in its source layer.
Adjacent features have their receptive field shifted by the stride in the source layer.
A layer can be divided into multiple groups along the feature dimension, where each
group has a filter support region that covers a different set of features in the source
layer. Two groups are highlighted (green, blue).
Each neuron computes a summed weighted input, s, as
s =
∑
i,j
∑
f
xi,j,fwi,j,f ,
where x = {xi,j,f} are the neuron’s input pixels or neurons,
w = {wi,j,f} are the filter weights, i, j are over the topo-
graphic dimensions, and f is over the feature dimension or
input channels. Batch normalization [26] can be used to zero
center s and normalize its standard deviation to 1, following
r =
s− µ
σ + 
+ b [1]
where r is the filter response, b is a bias term,  = 10−4 pro-
vides numerical stability, and µ and σ are the mean and stan-
dard deviation of s computed per filter using all topographic
locations and examples in a data batch during training, or
using the entire training set during inference. Final neuron
output is computed by applying a non-linear activation func-
tion to the filter response, typically a rectified linear unit that
sets negative values to 0 [27]. In a common scheme, features
in the last layer are each assigned a label – such as prediction
class – and vote to formulate network output [9].
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Fig. 2. A) The TrueNorth architecture, a multicore array where each core consists
of 256 input lines, 256 neurons, and a 256 × 256 synaptic crossbar array. Each
neuron can connect to 1 input on 1 core through a spike router, and can connect to
any neuron on the target core through the crossbar, thereby resulting in block-wise
connectivity. B) IBM’s NS1e board, with 1 TrueNorth chip, comprising 4096 cores,
with a total of 1 Million neurons and 256 Million synapses.
Deep networks are trained using the backpropagation learn-
ing rule [1]. This procedure involves iteratively i) computing
the network’s response to a batch of training examples in a
forward pass, ii) computing the error between the network’s
output and the desired output, iii) using the chain rule to com-
pute the error gradient at each synapse in a backward pass, and
iv) making a small change to each weight along this gradient
so as to reduce error.
TrueNorth. A TrueNorth chip consists of a network of neurosy-
naptic cores with programmable connectivity, synapses, and
neuron parameters (Figure 2). Connectivity between neurons
follows a block-wise scheme: each neuron can connect to an
input line of any one core in the system, and from there to any
neuron on that core through its local synapses. All communi-
cation to-, from-, and within- chip is performed using spikes.
TrueNorth neurons use a variant of an integrate-and-fire
model with 23 configurable parameters [28] where a neuron’s
state variable, V (t), updates each tick, t – typically at 1000
ticks per second, though higher rates are possible – according
to
V (t+ 1) = V (t) +
∑
i
xˆi(t)wi + L, [2]
where xˆ(t) = {xˆi} are the neuron’s spiking inputs, w =
{wi} are its corresponding weights, L is its leak chosen from
{−255,−254, ..., 255}, and i is over its inputs. If V (t) is greater
than or equal to a threshold θ, the neuron emits a spike and
resets using one of several reset modes, including resetting to
0. If V (t) is below a lower bound, it can be configured to snap
to that bound.
Synapses have individually configurable on/off states and
have a strength assigned by look-up table. Specifically, each
neuron has a 4-entry table parameterized with values in the
range {−255,−254, ..., 255}, each input line to a core is as-
signed an input type of 1, 2, 3 or 4, and each synapse then
determines its strength by using the input type on its source
side to index into the table of the neuron on its target side.1 In
this work, we only use 2 input types, corresponding to synapse
strengths of -1 and 1, described in the next section.
Mapping Deep Convolutional Networks to TrueNorth. By ap-
propriately designing the structure, neurons, network input,
and weights of convolutional networks during training, it is
possible to efficiently map those networks to neuromorphic
hardware.
Structure
Network structure is mapped by partitioning each layer into
1 or more equally sized groups along the feature dimen-
sion,2 where each group applies its filters to a different, non-
overlapping, equally sized subset of layer input features. Lay-
ers are designed such that the total filter size (rows × columns
× features) of each group is less than or equal to the num-
ber of input lines available per core, and the number of out-
put features is less than or equal to the number of neurons
per core. This arrangement allows 1 group’s features, filters,
and filter support region to be implemented using 1 core’s
neurons, synapses, and input lines, respectively (Figure 3A).
1 It should be noted that our approach can easily be adapted to hardware with other synaptic
representation schemes.
2Feature groups were originally used by AlexNet[27], which split the network to run on 2 parallel
GPUs during training. The use of grouping is expanded upon considerably in this work.
3Schemes that use higher precision are possible, such as using the number of spikes generated in a
given time window to represent data (a rate code). However, we observed the best accuracy for a
given energy budget by using the binary scheme described here.
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Fig. 3. Mapping of a convolutional network to TrueNorth. A) Convolutional network features for 1 group at 1 topographic location are implemented using neurons on the
same TrueNorth core, with their corresponding filter support region implemented using the core’s input lines, and filter weights implemented using the core’s synaptic array. B)
For a neuron to target multiple core inputs, its output must be replicated by neuron copies, recruited from other neurons on the same core, or on extra cores if needed. C) In
each tick, the internal state variable, V(t), of a TrueNorth neuron increases in response to positive weighted inputs (light orange circles) and decreases in response to negative
weighted inputs (dark blue circles). Following integration of all inputs for a tick, if V(t) is greater than or equal to the threshold θ = 1, a spike is emitted and V(t) is reset to
0, while if V(t) is below 0, V(t) is reset to 0 (without producing a spike). D) Convolutional network filter weights (numbers in black diamonds) implemented using TrueNorth.
The TrueNorth architecture supports weights with individually configured on/off state and strength assigned using a lookup table. In our scheme, each feature is represented
with pairs of neuron copies. Each pair connects to 2 inputs on the same target core, with the inputs assigned types 1 and 2, which via the look up table assign strengths of
+1 or −1 to synapses on the corresponding input lines. By turning on the appropriate synapses, each synapse pair can be used to represent −1, 0, or +1.
Total filter size was further limited to 128 here, to support
trinary synapses, described below. For efficiency, multiple to-
pographic locations for the same group can be implemented
on the same core. For example, by delivering a 4×4×8 region
of the input space to a single core, that core can be used to
implement overlapping filters of size 3×3×8 for 4 topographic
locations.
Where filters implemented on different cores are applied to
overlapping regions of the input space, the corresponding in-
put neurons must target multiple cores, which is not explicitly
supported by TrueNorth. In such instances, multiple neurons
on the same core are configured with identical synapses and
parameters (and thus will have matching output), allowing
distribution of the same data to multiple targets. If insuffi-
cient neurons are available on the same core, a feature can
be “split” by connecting it to a core with multiple neurons
configured to spike whenever they receive an input spike from
that feature. Neurons used in either duplication scheme are
referred to here as copies (Figure 3B).
Neurons
To match the use of spikes in hardware, we employ a binary
representation scheme for data throughout the network.3 Neu-
rons in the convolutional network use the activation function
y =
{
1 if r ≥ 0,
0 otherwise.
[3]
where y is neuron output and r is the neuron filter response
(Equation 1). By configuring TrueNorth neurons such that
i) L = db(σ + ) − µe, where L is the leak from Equation 2
and the remaining variables are the normalization terms from
Equation 1, which are computed from training data offline, ii)
threshold (θ in Equation 2) is 1, iii) reset is to 0 after spik-
ing, and iv) the lower bound on the membrane potential is
0, their behavior exactly matches that in Equation 3 (Figure
3C). Conditions iii and iv ensure that V (t) is 0 at the begin-
ning of each image presentation, allowing for 1 classification
per tick using pipelining.
Network input
Network inputs are typically represented with multi-bit chan-
nels (for example, 8-bit RGB channels). Directly converting
the state of each bit into a spike would result in an unnatural
neural encoding since each bit represents a different value (for
example, the most-significant-bit spike would carry a weight
of 128 in an 8-bit scheme). Here, we avoid this awkward en-
coding altogether by converting the high precision input into
a spiking representation using convolution filters with the bi-
nary output activation function described in Equation 3. This
process is akin to the transduction that takes place in biologi-
cal sensory organs, such as the conversion of brightness levels
into single spikes representing spatial luminance gradients in
the retina.
Weights
While TrueNorth does not directly support trinary weights,
they can be simulated by using neuron copies such that a
feature’s output is delivered in pairs to its target cores. One
member of the pair is assigned input type 1, which corresponds
to a +1 in every neuron’s lookup table, and the second input
type 2, which corresponds to a −1. By turning on neither,
one, or the other of the corresponding synaptic connections, a
weight of 0, +1 or −1 can be created (Figure 3D). To allow us
to map into this representation, we restrict synaptic weights
in the convolutional network to these same trinary values.
Training
Constraints on receptive field size and features per group, the
use of binary neurons and use of trinary weights are all em-
ployed during training. As the binary-valued neuron used here
has a derivative of ∞ at 0, and 0 everywhere else, which is
not amenable to backpropagation, we instead approximate its
derivative as being 1 at 0 and linearly decaying to 0 in the
positive and negative direction according to
∂y
∂r
≈ max(0, 1− |r|),
4This is rule is similar to the recent results from BinaryNet [18], but was developed independently
here in this work. Our specific neuron derivative and use of hysteresis are unique.
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where r is the filter response and y is the neuron output.
Weight updates are applied to a high precision hidden value,
wh, which is bounded in the range −1 to 1 by clipping, and
mapped to the trinary value used for the forward and back-
ward pass by rounding with hysteresis according to
w(t) =

−1 if wh(t) ≤ −0.5− h,
0 if wh(t) ≥ −0.5 + h ∨ wh(t) ≤ 0.5− h,
1 if wh(t) ≥ 0.5 + h,
w(t− 1) otherwise,
where h is a hysteresis parameter set to 0.1 here.4 The hid-
den weights allows each synapse to flip between discrete states
based on subtle differences in the relative amplitude of error
gradients measured across multiple training batches.
We employ standard heuristics for training, including mo-
mentum (0.9), weight decay (10−7), and decreasing learning
rate (dropping by 10× twice during training). We further em-
ploy a spike sparsity pressure by adding γ 1
2
∑
y¯2 to the cost
function, where y¯ is average feature activation, the summa-
tion is over all features in the network, and γ is a parameter,
set to 10−4 here. This serves as both a regularizer and to
reduce spike traffic during deployment (and therefore reduce
energy consumption). Training was performed offline on con-
ventional GPUs, using a library of custom training layers built
upon functions from the MatConvNet toolbox [20]. Network
specification and training complexity using these layers is on
par with standard deep learning.
Deployment
The parameters learned through training are mapped to
hardware using reusable, composable hardware description
functions called corelets [21]. The corelets created for this
work automatically compile the learned network parameters,
which are independent of any neuromorphic platform, into an
platform-specific hardware configuration file that can directly
program TrueNorth chips.
Fig. 4. Dataset samples. A) CIFAR10 examples of airplane and automobile. B)
SVHN examples of the digits ‘4’ and ‘7’. C) GTSRB examples of the German traffic
signs for ‘priority road’ and ‘ahead only’. D) Flickr-Logos32 examples of corporate
logos for ‘FedEx’ and ‘Texaco’. E) VAD example showing voice activity (red box) and
no voice activity at 0 dB SNR. F) TIMIT examples of the phonemes ‘pcl’, ‘p’, ‘l’,
‘ah’, ‘z’ (red box), ‘en’, ‘l’, ‘ix’.
Table 1. Structure of convolution networks used in this work. Each layer is de-
scribed as ”type-features(groups)”, where types are indicated with “S” for spatial filter
layers with filter size 3× 3 and stride 1, “N” for network-in-network layers with filter
size 1× 1 and stride 1, “P” for convolutional pooling layer with filter size 2× 2 and
stride 2, and “P4” for convolutional pooling layer with filter size 4× 4 and stride 2,
and “D” for dropout layers. The number of output features assigned to each of the
10 CIFAR10 classes is indicated below the final layer as ”(features/class)”; this ratio
varies for datasets with a different class count. The 8 chip network is the same as a
4 chip network with twice as many features per layer.
1/2 Chip 1 Chip 2 Chip 4 Chip
S-12 S-16 S-32 S-64
P4-128(4) P4-252(2) S-128(4) S-256(8)
D N-256(2) N-128(1) N-256(2)
S-256(16) P-256(8) P-128(4) P-256(8)
N-256(2) S-512(32) S-256(16) S-512(32)
P-512(16) N-512(4) N-256(2) N-512(4)
S-1020(4) N-512(4) P-256(8) P-512(16)
(6528/class) N-512(4) S-512(32) S-1024(64)
P-512(16) N-512(4) N-1024(8)
S-1024(64) P-512(16) P-1024(32)
N-1024(8) S-2048(64) S-2048(128)
P-1024(32) N-2048(16) N-2048(16)
N-1024(8) N-2048(16) N-2048(16)
N-1024(8) N-2048(16) N-2048(16)
N-2040(8) N-4096(16) N-4096(16)
(816/class) (6553/class) (6553/class)
Results
We applied our approach to 8 image and audio benchmarks by
creating 5 template networks using 0.5, 1, 2, 4 or 8 TrueNorth
chips5 (Tables 1 and 2 and Figure 4). Testing was performed
at 1 classification per hardware tick.
Networks. Three layer configurations were especially useful in
this work, though our approach supports a variety of other pa-
rameterizations. First, spatial filter layers employ patch size
3 × 3 × 8 and stride 1, allowing placement of 4 topographic
locations per core. Second, network-in-network layers (see [9])
employ patch size 1×1×128 and stride of 1, allowing each filter
to span a large portion of the incoming feature space, thereby
helping to maintain network integration. Finally, pooling lay-
ers employ standard convolution layers [29] with patch size
2 × 2 × 32 and stride 2, thereby resulting in non-overlapping
patches that reduce the need for neuron copies.
We found that using up to 16 channels for the transduction
layer (Figure 5) gave good performance at a low bandwidth.
For multi-chip networks we used additional channels, presup-
posing additional bandwidth in larger systems. As smaller
networks required less regularization, weight decay was not
employed for networks smaller than 4 chips, and spike spar-
sity pressure was not used for networks half chip size or less.
Hardware. To characterize performance, all networks that fit
on a single chip were run in TrueNorth hardware. Multi-chip
networks were run in simulation [30], pending forthcoming in-
frastructure for interconnecting chips. Single-chip classifica-
tion accuracy and throughput were measured on the NS1e
development board (Figure 2B), but power was measured on
a separate NS1t test and characterization board (not shown)
– using the same supply voltage of 1.0V on both boards –
since the current NS1e board is not instrumented to measure
5Additional network sizes for the audio datasets (VAD, TIMIT classification, TIMIT frames) were
created by adjusting features per layer or removing layers.
6Active energy per classification does not change as the chip’s tick runs faster or slower as long as
the voltage is the same (as in the experiments here) because the same number of transistors switch
independent of the tick duration.
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Table 2. Summary of datasets. GTSRB and Flickr-Logos32 are cropped and/or downsampled from larger images. VAD and TIMIT datasets have Mel-frequency cepstral
coefficients (MFCC) computed from 16kHz audio data.
Dataset Classes Input Description
CIFAR10 [31] 10 32 row × 32 column × 3 RGB Natural and manufactured objects in their environment.
CIFAR100 [31] 100 32 row × 32 column × 3 RGB Natural and manufactured objects in their environment.
SVHN [32] 10 32 row × 32 column × 3 RGB Single digits of house addresses from Google’s Street View.
GTSRB [33] 43 32 row × 32 column × 3 RGB German traffic signs in multiple environments.
Flickr-Logos32 [34] 32 32 row × 32 column × 3 RGB Localized Corporate logos in their environment.
VAD [35][36] 2 16 sample × 26 MFCC Voice activity present or absent, with noise (TIMIT + NOISEX).
TIMIT Class. [35] 39 32 sample × 16 MFCC × 3 delta Phonemes from English speakers, with phoneme boundaries.
TIMIT Frame [35] 39 16 sample × 39 MFCC Phonemes from English speakers, without phoneme boundaries.
Table 3. Summary of results. TrueNorth network sizes refer to chip count of network running CIFAR10. Individual networks may vary according to data size. Power
is measured in milliWatts (mW). FPS = Frames/Sec. FPS/W = Frames/Sec/Watt. CNN = Convolutional Neural Network. MLP = Multilayer Perceptron. HGMM =
Hierarchical Gaussian Mixture Model. BLSTM = Bidirectional Long Short-Term Memory.
Dataset State of the Art TrueNorth Best Accuracy TrueNorth 1 Chip
Approach Accuracy Accuracy #cores Accuracy #cores FPS mW FPS/W
CIFAR10 CNN[13] 91.73% 89.32% 31492 83.41% 4042 1249 204.4 6108.6
CIFAR100 CNN[37] 65.43% 65.48% 31492 55.64% 4402 1526 207.8 7343.7
SVHN CNN[37] 98.08% 97.46% 31492 96.66% 4042 2526 256.5 9849.9
GTSRB CNN[38] 99.46% 97.21% 31492 96.50% 4042 1615 200.6 8051.8
LOGO32 CNN∗ 93.70% 90.39% 13606 85.70% 3236 1775 171.7 10335.5
VAD MLP[39] 95.00% 97.00% 1758 95.42% 423 1539 26.1 59010.7
TIMIT Class. HGMM[40] 83.30% 81.96% 17604 79.16% 1943 2610 142.6 18300.1
TIMIT Frames BLSTM[41] 72.10% 73.46% 20038 71.17% 2476 2107 165.9 12698.0
∗Unpublished internal implementation.
power and the NS1t board is not designed for high through-
put. Total TrueNorth power is the sum of i) leakage power,
computed by measuring idle power on NS1t and scaling by
the fraction of the chip’s cores used by the network, and ii)
active power, computed by measuring total power during clas-
sification on NS1t, subtracting idle power, and scaling by the
classification throughput (FPS) measured on NS1e.6 For hard-
ware measurement, our focus was to characterize operation
on the TrueNorth chip as a component in a future embedded
system. Such a system will also need to consider capabilities
and energy requirements of sensors, transduction, and off-chip
communication, which requires hardware choices that are ap-
plication specific and are not considered here.
Fig. 5. Each row shows an example image from CIFAR10 (column 1) and the
corresponding output of 12 typical transduction filters (columns 2− 13).
Performance.Table 3 and Figure 6 show our results for
all 8 datasets and a comparison with state-of-the-art ap-
proaches, with measured power and classifications per energy
(Frames/Sec/Watt) reported for single-chip networks. It is
know that augmenting training data through manipulations
such as mirroring can improve scores on test data, but this
adds complexity to the overall training process. To maintain
focus on the algorithm presented here, we do not augment our
training set, including no dropout, and so compare our results
to other works that also do not use data augmentation. Our
experiments show that for almost all of the benchmarks, a
single-chip network is sufficient to come within a few percent
of state-of-the-art accuracy. Increasing to up to 8 chips im-
proved accuracy by several percentage points, and in the case
of the VAD dataset surpassed state-of-the-art performance.
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Fig. 6. Accuracy of different sized networks running on one or more TrueNorth
chips to perform inference on 8 datasets. For comparison, accuracy of state-of-the-art
unconstrained approaches are shown as bold horizontal lines (hardware resources used
for these networks are not indicated).
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Discussion
Our work demonstrates that the structural and operational
differences between neuromorphic computing and deep learn-
ing are not fundamental, and points to the richness of neural
network constructs and the adaptability of backpropagation.
This marks an important step towards a new generation of
applications based on embedded neural networks.
These results help to validate the neuromorphic approach,
which is to provide an efficient yet flexible substrate for spik-
ing neural networks, instead of targeting a single application
or network structure. Indeed, the specification for TrueNorth
and a prototype chip [42] were developed in 2011, before the
recent resurgence of convolutional networks in 2012 [27]. Not
only is TrueNorth capable of implementing these convolutional
networks, which it was not originally designed for, but it also
supports a variety of connectivity patterns (feedback and lat-
eral, as well as feedforward) and can simultaneously implement
a wide range of other algorithms (see [8][15][17][43][44][45]).
We envision running multiple networks on the same TrueNorth
chip, enabling composition of end-to-end systems encompass-
ing saliency, classification, and working memory.
We see several avenues of potentially fruitful exploration
for future work. Several recent innovations in unconstrained
deep learning that may be of value for the neuromorphic do-
main include deeply supervised networks [37], and modified
gradient optimization rules. The approach used here applies
hardware constraints from the beginning of training, that
is, constrain-then-train, but innovation may also come from
constrain-while-train approaches, where training initially be-
gins in an unconstrained space, but constraints are gradually
introduced during training [14]. Finally, co-design between al-
gorithms and future neuromorphic architectures promises even
better accuracy and efficiency.
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